Mostrar el registro sencillo del ítem
A Benchmark-based Performance Model for Memory-bound HPC Applications
hal.structure.identifier | Efficient runtime systems for parallel architectures [RUNTIME] | |
hal.structure.identifier | Laboratoire Bordelais de Recherche en Informatique [LaBRI] | |
dc.contributor.author | PUTIGNY, Bertrand | |
hal.structure.identifier | Efficient runtime systems for parallel architectures [RUNTIME] | |
hal.structure.identifier | Laboratoire Bordelais de Recherche en Informatique [LaBRI] | |
dc.contributor.author | GOGLIN, Brice | |
hal.structure.identifier | Efficient runtime systems for parallel architectures [RUNTIME] | |
hal.structure.identifier | Laboratoire Bordelais de Recherche en Informatique [LaBRI] | |
dc.contributor.author | BARTHOU, Denis | |
dc.date.accessioned | 2024-04-15T09:41:31Z | |
dc.date.available | 2024-04-15T09:41:31Z | |
dc.date.created | 2014-03 | |
dc.date.issued | 2014-07-21 | |
dc.date.conference | 2014-07-21 | |
dc.identifier.uri | https://oskar-bordeaux.fr/handle/20.500.12278/197603 | |
dc.description.abstractEn | The increasing computation capability of servers comes with a dramatic increase of their complexity through many cores, multiple levels of caches and NUMA architectures. Exploiting the computing power is increasingly harder and programmers need ways to understand the performance behavior. We present an innovative approach for predicting the performance of memory-bound multi-threaded applications. It relies on micro-benchmarks and a compositional model, combining measures of micro-benchmarks in order to model larger codes. Our memory model takes into account cache sizes and cache coherence protocols, having a large impact on performance of multi-threaded codes. Applying this model to real world HPC kernels shows that it can predict their performance with good accuracy, helping taking optimization decisions to increase application's performance. | |
dc.language.iso | en | |
dc.publisher | IEEE | |
dc.subject.en | multicore | |
dc.subject.en | memory model | |
dc.subject.en | timing prediction | |
dc.subject.en | micro-benchmarks | |
dc.subject.en | caches | |
dc.subject.en | multicore. | |
dc.title.en | A Benchmark-based Performance Model for Memory-bound HPC Applications | |
dc.type | Communication dans un congrès | |
dc.identifier.doi | 10.1109/HPCSim.2014.6903790 | |
dc.subject.hal | Informatique [cs]/Système d'exploitation [cs.OS] | |
bordeaux.hal.laboratories | Laboratoire Bordelais de Recherche en Informatique (LaBRI) - UMR 5800 | * |
bordeaux.institution | Université de Bordeaux | |
bordeaux.institution | Bordeaux INP | |
bordeaux.institution | CNRS | |
bordeaux.conference.title | International Conference on High Performance Computing & Simulation (HPCS 2014) | |
bordeaux.country | IT | |
bordeaux.conference.city | Bologna | |
bordeaux.peerReviewed | oui | |
hal.identifier | hal-00985598 | |
hal.version | 1 | |
hal.invited | non | |
hal.proceedings | oui | |
hal.conference.end | 2014-07-25 | |
hal.popular | non | |
hal.audience | Internationale | |
hal.origin.link | https://hal.archives-ouvertes.fr//hal-00985598v1 | |
bordeaux.COinS | ctx_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.date=2014-07-21&rft.au=PUTIGNY,%20Bertrand&GOGLIN,%20Brice&BARTHOU,%20Denis&rft.genre=unknown |
Archivos en el ítem
Archivos | Tamaño | Formato | Ver |
---|---|---|---|
No hay archivos asociados a este ítem. |