Mostrar el registro sencillo del ítem

dc.rights.licenseopenen_US
hal.structure.identifierLaboratoire de l'intégration, du matériau au système [IMS]
hal.structure.identifierThales AVS France SAS
dc.contributor.authorLE BIHAN, Soazig
hal.structure.identifierLaboratoire de l'intégration, du matériau au système [IMS]
dc.contributor.authorDUBOIS, Tristan
IDREF: 139527613
hal.structure.identifierLaboratoire de l'intégration, du matériau au système [IMS]
dc.contributor.authorBEGUERET, Jean Baptiste
IDREF: 117735418
hal.structure.identifierThales AVS France SAS
dc.contributor.authorEL ABBAZI, Adil
dc.date.accessioned2025-03-27T14:42:02Z
dc.date.available2025-03-27T14:42:02Z
dc.date.issued2024-11-06
dc.date.conference2024-10-07
dc.identifier.urihttps://oskar-bordeaux.fr/handle/20.500.12278/205725
dc.description.abstractEnIntroducing a new high-speed design requires a careful optimization of any discontinuities that may degrade signal quality. A high-speed signal includes structures such as BGA (Ball Grid Array), vias, AC coupling capacitors, or connectors. Poorly matched impedance may result in undesirable signal reflections, energy losses, and electromagnetic interference. These structures need to be wisely optimized in order to limit signal reflections along the path while taking into account manufacturing constraints, costs, performance and routing density for avionics products. However, with each new design change during the various stages of development, major modifications can challenge previous optimization choices. Therefore, it is crucial to create adaptive and flexible models that can easily evolve with these changes. The objective is to develop a library of optimized models that can be seamlessly integrated into internal routing tools and efficiently reused for future designs. Three types of mathematical algorithms were studied based on the objectives, constraints, performance, and time required to converge toward the best design in order to automate this time-consuming process.
dc.language.isoENen_US
dc.publisherIEEEen_US
dc.title.enEnhancing High-Speed Ethernet Link Design at 25 Gbps in Aerospace Environments Through Optimization Algorithms
dc.typeCommunication dans un congrèsen_US
dc.identifier.doi10.1109/emccompo61192.2024.10742040en_US
dc.subject.halSciences de l'ingénieur [physics]en_US
bordeaux.page74-79en_US
bordeaux.hal.laboratoriesIMS : Laboratoire de l'Intégration du Matériau au Système - UMR 5218en_US
bordeaux.institutionUniversité de Bordeauxen_US
bordeaux.institutionBordeaux INPen_US
bordeaux.institutionCNRSen_US
bordeaux.conference.title2024 14th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)en_US
bordeaux.countryiten_US
bordeaux.title.proceeding2024 14th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)en_US
bordeaux.teamRELIABILITYen_US
bordeaux.conference.cityTorinoen_US
bordeaux.import.sourcecrossref
hal.identifierhal-05008918
hal.version1
hal.date.transferred2025-03-27T14:42:04Z
hal.proceedingsouien_US
hal.conference.end2024-10-09
hal.popularnonen_US
hal.audienceInternationaleen_US
hal.exporttrue
workflow.import.sourcecrossref
dc.rights.ccPas de Licence CCen_US
bordeaux.COinSctx_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.date=2024-11-06&rft.spage=74-79&rft.epage=74-79&rft.au=LE%20BIHAN,%20Soazig&DUBOIS,%20Tristan&BEGUERET,%20Jean%20Baptiste&EL%20ABBAZI,%20Adil&rft.genre=unknown


Archivos en el ítem

ArchivosTamañoFormatoVer

No hay archivos asociados a este ítem.

Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro sencillo del ítem