Mostrar el registro sencillo del ítem
Enhancing High-Speed Ethernet Link Design at 25 Gbps in Aerospace Environments Through Optimization Algorithms
dc.rights.license | open | en_US |
hal.structure.identifier | Laboratoire de l'intégration, du matériau au système [IMS] | |
hal.structure.identifier | Thales AVS France SAS | |
dc.contributor.author | LE BIHAN, Soazig | |
hal.structure.identifier | Laboratoire de l'intégration, du matériau au système [IMS] | |
dc.contributor.author | DUBOIS, Tristan
IDREF: 139527613 | |
hal.structure.identifier | Laboratoire de l'intégration, du matériau au système [IMS] | |
dc.contributor.author | BEGUERET, Jean Baptiste
IDREF: 117735418 | |
hal.structure.identifier | Thales AVS France SAS | |
dc.contributor.author | EL ABBAZI, Adil | |
dc.date.accessioned | 2025-03-27T14:42:02Z | |
dc.date.available | 2025-03-27T14:42:02Z | |
dc.date.issued | 2024-11-06 | |
dc.date.conference | 2024-10-07 | |
dc.identifier.uri | https://oskar-bordeaux.fr/handle/20.500.12278/205725 | |
dc.description.abstractEn | Introducing a new high-speed design requires a careful optimization of any discontinuities that may degrade signal quality. A high-speed signal includes structures such as BGA (Ball Grid Array), vias, AC coupling capacitors, or connectors. Poorly matched impedance may result in undesirable signal reflections, energy losses, and electromagnetic interference. These structures need to be wisely optimized in order to limit signal reflections along the path while taking into account manufacturing constraints, costs, performance and routing density for avionics products. However, with each new design change during the various stages of development, major modifications can challenge previous optimization choices. Therefore, it is crucial to create adaptive and flexible models that can easily evolve with these changes. The objective is to develop a library of optimized models that can be seamlessly integrated into internal routing tools and efficiently reused for future designs. Three types of mathematical algorithms were studied based on the objectives, constraints, performance, and time required to converge toward the best design in order to automate this time-consuming process. | |
dc.language.iso | EN | en_US |
dc.publisher | IEEE | en_US |
dc.title.en | Enhancing High-Speed Ethernet Link Design at 25 Gbps in Aerospace Environments Through Optimization Algorithms | |
dc.type | Communication dans un congrès | en_US |
dc.identifier.doi | 10.1109/emccompo61192.2024.10742040 | en_US |
dc.subject.hal | Sciences de l'ingénieur [physics] | en_US |
bordeaux.page | 74-79 | en_US |
bordeaux.hal.laboratories | IMS : Laboratoire de l'Intégration du Matériau au Système - UMR 5218 | en_US |
bordeaux.institution | Université de Bordeaux | en_US |
bordeaux.institution | Bordeaux INP | en_US |
bordeaux.institution | CNRS | en_US |
bordeaux.conference.title | 2024 14th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo) | en_US |
bordeaux.country | it | en_US |
bordeaux.title.proceeding | 2024 14th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo) | en_US |
bordeaux.team | RELIABILITY | en_US |
bordeaux.conference.city | Torino | en_US |
bordeaux.import.source | crossref | |
hal.identifier | hal-05008918 | |
hal.version | 1 | |
hal.date.transferred | 2025-03-27T14:42:04Z | |
hal.proceedings | oui | en_US |
hal.conference.end | 2024-10-09 | |
hal.popular | non | en_US |
hal.audience | Internationale | en_US |
hal.export | true | |
workflow.import.source | crossref | |
dc.rights.cc | Pas de Licence CC | en_US |
bordeaux.COinS | ctx_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.date=2024-11-06&rft.spage=74-79&rft.epage=74-79&rft.au=LE%20BIHAN,%20Soazig&DUBOIS,%20Tristan&BEGUERET,%20Jean%20Baptiste&EL%20ABBAZI,%20Adil&rft.genre=unknown |
Archivos en el ítem
Archivos | Tamaño | Formato | Ver |
---|---|---|---|
No hay archivos asociados a este ítem. |