High-Performance Gallager-E Decoders for Hard Input LDPC Decoding on Multi-core Devices
Idioma
EN
Communication dans un congrès avec actes
Este ítem está publicado en
Design and Architecture for Signal and Image Processing, 15th International Workshop, DASIP 2022 Budapest, Hungary, June 20-22, 2022, Proceedings, 2022-06-20, Budapest. 2022-07-30, vol. 13425, p. 3-15
Resumen en inglés
LDPC codes are a family of error-correcting codes that are present in most space communication standards. Thanks to their large processing power and their parallelization capabilities, prevailing multi-core devices facilitate ...Leer más >
LDPC codes are a family of error-correcting codes that are present in most space communication standards. Thanks to their large processing power and their parallelization capabilities, prevailing multi-core devices facilitate real-time implementations of digital communication systems, which were previously implemented thanks to dedicated hardware circuits. A lot of works were done over the last decade on the implementation of Gbps decoders on programmable devices. However, these works focus on soft-input LDPC decoding algorithms. But, hard-input LDPC decoders are also required to design and prototype optical-based satellite communication systems. In this article, the first software based implementation of a hard-input multi-Gbps LDPC decoder is detailed. Thanks to different parallelization strategies and deeply optimized SIMD codes, throughputs up to 7.5 Gbps are achieved when 10 Gallager-E iterations are executed onto an INTEL Xeon device.< Leer menos
Palabras clave
LDPC
Gallager E
Multi-core
SIMD
High-throughput
Centros de investigación