

# Combination of selective area sublimation of p-GaN and regrowth of AlGa<sub>N</sub> for the co-integration of enhancement mode and depletion mode high electron mobility transistors

Thi Huong Ngo<sup>1</sup>, Rémi Comyn<sup>1</sup>, Sébastien Chenot<sup>1</sup>, Julien Brault<sup>1</sup>, Benjamin Damilano<sup>1</sup>, Stéphane Vézian<sup>1</sup>, Eric Frayssinet<sup>1</sup>, Flavien Cozette<sup>2</sup>, Nicolas Defrance<sup>3</sup>, François Lecourt<sup>4</sup>, Nathalie Labat<sup>5</sup>, Hassan Maher<sup>2</sup> and Yvon Cordier<sup>1\*</sup>

<sup>1</sup>Université Côte d'Azur, CNRS, CRHEA, rue Bernard Grégory, 06560 Valbonne, France

<sup>2</sup>Laboratoire Nanotechnologies Nanosystèmes, CNRS-UMI-3463, 3IT, Université de Sherbrooke, 3000 Bd de l'université, Sherbrooke, J1K0A5, QC, Canada.

<sup>3</sup>CNRS-IEMN – Université de Lille, UMR8520, Av. Poincaré, 59650 Villeneuve d'Ascq, France

<sup>4</sup>OMMIC, 2 rue du Moulin, 94450 Limeil-Brévannes, France

<sup>5</sup>Laboratoire de l'Intégration du Matériau au Système, Université de Bordeaux, Talence, France

\*Corresponding author: yc@crhea.cnrs.fr

**ABSTRACT.** We report on the fabrication of an enhancement mode p-GaN/AlN/GaN high electron mobility transistor with selective area sublimation under vacuum of the p-GaN cap layer. The GaN evaporation selectivity is demonstrated on the thin 2 nm AlN barrier layer. Furthermore, the regrowth of AlGa<sub>N</sub> is a major key to increase the maximum drain current in the transistors and enables the co-integration with depletion mode devices.

**Keywords:** HEMT, GaN, selective sublimation, regrowth.

## Highlights:

- Selective sublimation of p-GaN is developed to fabricate enhancement-mode HEMTs
- AlGa<sub>N</sub> regrowth drastically reduces access resistances in enhancement-mode HEMTs
- Sublimation and regrowth are combined to co-integrate E/D-mode GaN HEMTs


## Introduction

Gallium nitride (GaN) is a wide bandgap semiconductor of choice for high-power and high-frequency applications thanks to its outstanding material properties (high breakdown voltage, high electron velocity and good thermal conductivity [1]). The standard AlGa<sub>N</sub>/GaN High Electron Mobility Transistor (HEMT) device is a depletion-mode (D-mode) transistor and to date, the main success of GaN electronics relies on this kind of devices [2-4]. However, enhancement-mode (E-mode) transistors are required for several applications: first for safe power switch applications [5], second for the co-integration with E-mode devices for high-frequency analog and digital applications where they help to simplify the design of circuits [6-7]. Yet, an efficient way to shift the threshold voltage is to perform a gate recess or to introduce an additional layer such as a p-doped GaN cap on top of the barrier layer [8] to be removed from the device access regions. However, such layers are chemically stable and plasma-based etching is required with the drawbacks of possible degradation at the surface of the barrier layer. To overcome this problem, we have developed an innovative process based on the selective evaporation under vacuum (sublimation) of GaN [9-10]. We have shown that a dielectric mask can be patterned to define the region where GaN sublimates. Local evaporation of the p-GaN cap layer can be obtained in the access regions of the enhancement mode transistor with micrometric gate patterns. On the other hand, the D-mode HEMT devices are fabricated in other areas from where the p-GaN layer is removed.

So the E-mode and D-mode devices are co-integrated on the same substrate. In this way, we have demonstrated the co-integration on the basis of a GaN-on-Silicon HEMT structure composed of a 15 nm  $\text{Al}_{0.26}\text{Ga}_{0.74}\text{N}$  barrier layer and a 50 nm p-GaN cap [10]. Even though the threshold voltage was successfully shifted from  $V_{gs}=-1\text{V}$  to  $V_{gs}=+0.5\text{V}$  the maximum drain current in the E-mode and D-mode transistors remained around 0.18 and 0.35 A/mm respectively at  $V_{gs}=+2\text{V}$ , as a result of the trade-off necessary when the barrier is kept unchanged. The AlGaN barrier doesn't sublime under vacuum at temperatures below  $1000^\circ\text{C}$ , which is an advantage for the selective evaporation of the p-GaN cap, but this constitutes also a limitation of this approach. To tackle this issue, we propose to combine the selective evaporation of p-GaN with a regrowth step of an AlGaN layer. The interest of the regrowth of AlGaN has been shown earlier for obtaining a larger carrier density and then a reduced resistance in the access regions of E-mode HEMTs made with thin AlGaN barriers [11-12]. It has also been proposed to fabricate MOSFETs with lower access resistances [13]. In the present work, not only the combination of AlGaN regrowth with p-GaN evaporation is proposed to reduce access resistances in the E-mode HEMTs, but also it allows the fabrication of D-mode devices co-integrated within the same process.

## II. Experimental


The initial structure was grown by molecular beam epitaxy (MBE) with an ammonia source in a Riber Compact 21T system. The epi-layer of this structure consists of an AlN/AlGaN/AlN stress mitigation stack nucleated on a 2 in. Si(111) substrate, a 1.5  $\mu\text{m}$  GaN buffer, and a 2 nm AlN barrier. As described in ref. 10, a 50 nm GaN cap p-doped with Magnesium was regrown in another MBE reactor with a nominal acceptor concentration of  $\text{Na-Nd}\sim 3.5\times 10^{18}/\text{cm}^3$ .



**Figure 1.** Schematic cross section of the fabrication. (a) initial epi-layers covered with  $\text{SiO}_2$  and patterned; (b) selective evaporation of p-GaN cap; (c) regrowth of AlGaN; (d) E-mode transistor; (e) D-mode transistor; (f) photograph of the quarter wafer with  $\text{SiO}_2$  patterned for E-mode transistors (area defined by a dashed line) and D-mode devices (area defined by a continuous line).

As first processing step, a 100 nm thick SiO<sub>2</sub> mask was deposited by Plasma Enhanced Chemical Vapor Deposition (PECVD) and the substrate was cut into pieces to develop the mask patterning and sample cleaning prior to selective evaporation. One quarter of the wafer was then processed for selective evaporation and AlGa<sub>0.2</sub>N regrowth as depicted in Figure 1. The mask patterning and evaporation of p-GaN was achieved as described in ref. 10. The AlGa<sub>0.2</sub>N regrowth step was performed at 800°C using standard growth conditions used for AlGa<sub>0.2</sub>N/GaN HEMTs [14]. This regrowth step was performed in the same reactor, immediately after p-GaN sublimation in order to avoid any oxidation of AlN. The SiO<sub>2</sub> mask was removed in a buffered oxide etchant (BOE 7:1) solution. The wide gate device process was achieved with UV-photolithography. Isolation was performed with reactive ion etching (RIE) of a 150 nm depth mesa using a Cl<sub>2</sub>/Ar/CH<sub>4</sub> gas mixture. Ohmic contacts were formed after deposition of a Ti/Al/Ni/Au sequence in an e-beam evaporator followed by thermal annealing for 30s at 750°C in nitrogen atmosphere. The gate contact consists of a Ni/Au metal stack evaporated on p-GaN for enhancement mode (Fig.1.d) and on regrown AlGa<sub>0.2</sub>N for depletion mode devices (Fig.1.e). Finally, an additional Ni/Au sequence was deposited on the pads of the gates as well as on the ohmic contacts to facilitate electrical measurements. I(V) measurements were performed with 2400 Keithley Source-Meters. The devices are not passivated.

The lateral width of the transistors is 150 μm. Scanning electron microscope pictures of the E-mode and D-mode devices are shown in Figure 2.a and Figure 2.b respectively. The line-edge roughness around the p-GaN region is due to the photolithography and the etching of the SiO<sub>2</sub> mask. For this study, the maskset was designed in order to generate a p-GaN pattern width larger than the one of the metal Schottky gate (Figure 2.a). Nevertheless, the main difficulty remains to realign the gate metal pattern on the p-GaN pattern. Gates are centred between source and drain ohmic contacts. The nominal gate lengths are 1 μm, 2 μm and 3 μm but our lithography process is not able to reproduce such dimensions and results in wider gates. As shown in Figure 2, the process of nominal 1 μm gate length and 10 μm source to drain spacing results in 1.5 μm gates inside 9.5 μm source to drain spacing.




**Figure 2.** Scanning electron microscope views of the (a) E-mode and (b) D-mode transistors.

## Results and discussion


The surface of the HEMT sample in the vicinity of the gate pattern was characterized with tapping mode atomic force microscopy (AFM). Figure 3 shows surfaces with the typical morphology of GaN layers grown with ammonia source MBE which consists of mounds with a typical diameter of 1 μm resulting in a root mean square roughness (RMS) below 5 nm [15]. This morphology doesn't affect the electron mobility of the two-dimensional electron gas (2DEG) as shown in our previous studies [10,14]. The height profile confirms that at the edges of the gate pattern the 50 nm step generated by the evaporation of the p-GaN cap layer is reduced to about 30 nm due to the regrown Al<sub>0.2</sub>Ga<sub>0.8</sub>N barrier layer. The regrowth of AlGa<sub>0.2</sub>N is not totally selective with respect to the SiO<sub>2</sub> mask which has to be sufficiently thick to enable the lift-off of crystallites nucleated on it (Fig.1.c). The presence of some spots on the image is due to an incomplete cleaning of the sample after the SiO<sub>2</sub> removal with BOE.

The surface of the 2 nm AlN layer revealed after p-GaN evaporation was studied on another sample used for patterning optimizations [10]; the latter presented an RMS roughness around 3 nm. Fig.3.b shows the surface with unchanged morphology after the regrowth of the Al<sub>0.2</sub>Ga<sub>0.8</sub>N barrier layer. Pits corresponding to the emerging dislocations are clearly identified with a density estimated to a few 10<sup>9</sup> /cm<sup>2</sup>.



**Figure 3.** (a) AFM view of the gate region after p-GaN evaporation, AlGaN regrowth and SiO<sub>2</sub> mask removal. (b) AFM view of the surface of the regrown AlGaN.

Hall effect measurements performed on Van der Pauw cloverleaf devices confirm the sheet resistance values around 400 Ohm/sq associated with a 2DEG sheet carrier concentration greater than  $1.1 \times 10^{13}/\text{cm}^2$  and electron mobility above  $1100 \text{ cm}^2/\text{V}\cdot\text{s}$ . Such a carrier density is much higher than the  $5 \times 10^{12}/\text{cm}^2$  obtained in the frame of our previous study where a 15 nm Al<sub>0.26</sub>Ga<sub>0.74</sub>N barrier layer HEMT without the 2 nm thick AlN layer was grown [10]. It may appear as a bit large considering the total barrier structure (20 nm Al<sub>0.2</sub>Ga<sub>0.8</sub>N/ 2 nm AlN). This may be due to the contribution of Si impurities coming from the SiO<sub>2</sub> mask [16] and acting as additional donors at the regrown interface. The transmission line method (TLM) was used to evaluate the ohmic contact resistance on the regrown areas. The contact resistance is below 0.3 Ohm.mm. It is a noticeable progress compared to the 0.5 and 1.7 Ohm.mm obtained previously on HEMTs with 15 nm Al<sub>0.26</sub>Ga<sub>0.74</sub>N barrier and 2.5 nm AlN barrier respectively [10]. This is probably due to the higher electron density that helps to reduce the contact resistances.



**Figure 4.** (a) DC output characteristics of a 1.5  $\mu\text{m}$  gate E-mode transistor. (b) Hysteresis transfer characteristics  $V_{\text{ds}} = 7\text{V}$ . Solid line shows  $I_{\text{ds}}$  for positive sweep of the gate bias; dashed line represents

$I_{ds}$  for negative sweep of gate bias. (c) Log plot of the drain current  $I_{ds}$  and the gate current  $I_{gs}$  recorded in the same conditions.

The DC output and transfer characteristics of an E-mode transistor are shown in Figure 4. The threshold voltage  $V_{th}$  defined for  $I_{ds}=1$  mA/mm is greater than 1.5 V. The total resistance  $R_{on}$  extracted from the slope of the linear region of  $I_{ds}$ - $V_{ds}$  curves is around 8 Ohm.mm. We have to remind that without the regrowth of AlGaIn, the 2 nm AlN HEMT is depleted of electrons with a sheet resistance of about 1 MOhm/sq. This is consistent with other work [17] in which the threshold voltage is reported around 0V and no p-GaN was used. In our previous experiments with p-GaN on a 15 nm  $Al_{0.26}Ga_{0.74}N$  barrier, a threshold voltage limited to about 0.7 V and a total resistance  $R_{on}$  of 10 Ohm.mm have been achieved [10]. The gate length was 2.5  $\mu$ m and we estimate this difference to account for less than 1 Ohm.mm, which confirms the interest of the present approach. At  $V_{gs}=+5$ V, the thermal effect is showing up as a slight decrease of the drain current for increasing  $V_{ds}$  (Fig.4.a). On the other hand, a very limited drain current hysteresis is noticed for  $V_{gs}$  superior to +3.5V while sweeping the gate bias upward and backward between 0V and +5V (Fig.4.b). This confirms the good quality of the interface between the p-GaN and the AlN layers.




Figure 5. (a) DC output characteristics of a 1.5  $\mu$ m gate D-mode transistor. (b) Hysteresis transfer characteristics at  $V_{ds} = 7$ V. Solid line shows  $I_{ds}$  for positive sweep of the gate bias; dashed line represents  $I_{ds}$  for negative sweep of gate bias. (c) Log plot of the drain current  $I_{ds}$  and the gate current  $I_{gs}$  recorded in the same conditions.

The DC output and transfer characteristics of a D-mode transistor are shown in Figure 5. The pinch-off voltage  $V_{th}$  is -5.6 V and the total resistance  $R_{on}$  extracted from the slope of the linear region of  $I_{ds}$ - $V_{ds}$  curves is 6 Ohm.mm (Fig.5.a). The drain current at  $V_{gs}=0$ V is around 500 mA/mm and overpasses 700 mA/mm at  $V_{gs}=+2$ V without noticeable hysteresis (Fig.4.b). This current is almost double of the one previously achieved without AlGaIn regrowth in a D-mode transistor on a 15 nm  $Al_{0.26}Ga_{0.74}N$  barrier co-integrated with an E-mode device [10].

## Conclusion

In the present work, the combination of selective area sublimation of the p-GaN cap layer and the regrowth of AlGaIn have been demonstrated to fabricate an enhancement mode p-GaN/AlN/GaN HEMT device with a threshold voltage  $V_{gs}$  greater than +1.5 V and a good resistance  $R_{on}$  of 8 ohm.mm. Starting from a heterostructure with a sheet resistance of the order of 1 MOhm, the present result clearly shows the determinant positive impact of the regrowth of AlGaIn in the access regions of the transistor. Furthermore, the compatibility of the regrowth with the fabrication of depletion mode transistors in large areas covered with AlGaIn is demonstrated with a transistor delivering drain current density above 500 mA/mm at  $V_{gs} = 0$  V. Both depletion mode and enhancement mode transistors are monolithically integrated using the same fabrication process. They present better performances compared to our previous developments solely based on the sublimation of p-GaN from a p-GaN/AlGaIn/GaN HEMT structure; the latter are penalized by the necessary trade-off to be made between threshold voltage and access resistances. This demonstrates the interest of the proposed approach for the fabrication of enhancement mode GaN transistors as well as their co-integration with depletion mode ones.

## ACKNOWLEDGEMENTS

This work was supported by French technology facility network RENATECH and the French National Research Agency (ANR) through the projects ED-GaN (ANR-16-CE24-0026) and the “Investissements d’Avenir” program GaNeX (ANR-11-LABX-0014). Prof. Borge Vinter is acknowledged for helpful reading of the manuscript.

## References:

- [1] R. Mitova, R. Ghosh, U. Mhaskar, D. Klikic, M.-X. Wang, and A. Dentella, “Investigations of 600-V GaN HEMT and GaN Diode for Power Converter Applications,” *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2441–2452, May 2014, doi: 10.1109/TPEL.2013.2286639.
- [2] W. Saito, T. Nitta, Y. Kakiuchi, Y. Saito, K. Tsuda, I. Omura, and M. Yamaguchi, “A 120-W Boost Converter Operation Using a High-Voltage GaN-HEMT,” *IEEE Electron Device Lett.*, vol. 29, no. 1, pp. 8–10, Jan. 2008, doi: 10.1109/LED.2007.910796.
- [3] P. Altuntas, F. Lecourt, A. Cutivet, N. Defrance, E. Okada, M. Leseq, S. Renneson, A. Agboton, Y. Cordier, V. Hoel and J.-C. De Jaeger, “Power Performance at 40 GHz of AlGaIn/GaN High-Electron Mobility Transistors Grown by Molecular Beam Epitaxy on Si(111) Substrate,” *IEEE Electron Device Lett.*, vol. 36, no. 4, pp. 303–305, Apr. 2015, doi: 10.1109/LED.2015.2404358.
- [4] Y. Wen, M. Rose, R. Fernandes, R. V. Otten, H. J. Bergveld and O. Trescases, “A Dual-Mode Driver IC with Monolithic Negative Drive-Voltage Capability and Digital Current-Mode Controller for Depletion-Mode GaN HEMT” *IEEE Trans. Power Electron.*, vol. 32, no. 1, pp. 423–432, Jan. 2017, doi: 10.1109/TPEL.2016.2537002
- [5] R. Chu, A. Corrion, M. Chen, R. Li, D. Wong, D. Zehnder, B. Hughes, K. Boutros, “1200-V Normally Off GaN-on-Si Field-Effect Transistors With Low Dynamic on-Resistance”, *IEEE Electron Device Lett.*, vol. 32, no. 5, pp. 632–634, May 2011, doi: 10.1109/LED.2011.2118190.
- [6] M. Micovic, T. Tsen, M. Hu, P. Hashimoto, P.J. Willadsen, I. Milosavljevic, A. Schmitz, M. Anteliffe, D. Zhender, J.S. Moon, W.S. Wong, D. Chow, “GaN enhancement/depletion-mode FET logic for mixed signal applications” *Electron. Lett.*, vol. 41, no. 19, pp. 1081–1083, Sep. 2005, doi: 10.1049/el:20052263.
- [7] Z. H. Feng, R. Zhou, S. Y. Xie, J. Y. Yin, J. X. Fang, B. Liu, W. Zhou, Kevin J. Chen, S. J. Cai, “18-GHz 3.65-W/mm Enhancement-Mode AlGaIn/GaN HFET Using Fluorine Plasma Ion Implantation”, *IEEE Electron Device Lett.*, vol. 31, no. 12, pp. 1386–1388, Dec. 2010, doi: 10.1109/LED.2010.2072901.
- [8] G. Greco, F. Iucolano, F. Roccaforte, “Review of technology for normally-off HEMTs with p-GaN gate”, *Materials Science in Semiconductor Processing* 78 (2018) 96–106.
- [9] B. Damilano, S. Vézian, J. Brault, B. Alloing, and J. Massies, “Selective Area Sublimation: A Simple Top-down Route for GaN-Based Nanowire Fabrication”, *Nano Lett* (2016), 16, 1863-1868.
- [10] T. H. Ngo, R. Comyn, S. Chenot, J. Brault, B. Damilano, S. Vézian, E. Frayssinet, F. Cozette, C. Rodriguez, N. Defrance, F. Lecourt, N. Labat, H. Maher and Y. Cordier, “Selective GaN sublimation and local area regrowth for co-integration of enhancement mode and depletion mode Al(Ga)N/GaN high electron mobility transistors”, *Semicond. Sci. Technol.* 36 (2020) 024001, <https://doi.org/10.1088/1361-6641/abcdb3>
- [11] H. Jiang, R. Zhu, Q. Lyu, C. W. Tang and K. M. Lau, “Thin-barrier heterostructures enabled normally-OFF GaN high electron mobility transistors”, *Semicond. Sci. Technol.* 36 (2021) 034001.
- [12] W. Jiang, H. Tang and J. A. Bardwell, “Normally-off AlGaIn/GaN high electron mobility transistors on Si substrate with selective barrier regrowth in ohmic regions”, *Semicond. Sci. Technol.* 36 (2021) 05LT01.
- [13] J. Tajima, T. Hikosaka, M. Kuraguchi, S. Nunoue, “Improvement of electrical characteristics in regrown AlGaIn/GaN MOSFETs by suppression of the residual interface charge”, *J. Crystal. Growth.* 509, pp.129-132 (2019).
- [14] N. Baron, Y. Cordier, S. Chenot, P. Vennéguès, O. Tottereau, M. Leroux, F. Semond, and J. Massies, “The critical role of growth temperature on the structural and electrical properties of AlGaIn/GaN high electron mobility transistor heterostructures grown on Si(111)”, *J. Appl. Physics* 105, 033701 (2009).
- [15] S. Vézian, F. Natali, F. Semond, and J. Massies, *Phys. Rev. B* 69 (2004) 125329.
- [16] W. Li, K. Nomoto, A. Sundar, K. Lee, M. Zhu, Z. Hu, E. Beam, J. Xie, M. Pilla, X. Gao, S. Rouvimov, D. Jena, and H. G. Xing, “Realization of GaN Polar MOS using selective-area regrowth by MBE and its breakdown mechanisms”, *Jpn. J. Appl. Phys.* 58 (2019) SCCD15.
- [17] D. F. Brown, K. Shinohara, A. Williams, I. Milosavljevic, R. Grabar, P. Hashimoto, P. J. Willadsen, A. Schmitz, A. L. Corrion, S. Kim, D. Regan, C. M. Butler, S. D. Burnham, and M. Micovic, “Monolithic Integration of Enhancement- and Depletion-Mode AlN/GaN/AlGaIn DHFETs by Selective MBE Regrowth”, *IEEE Trans. Electron Devices*, 58, (2011) 1063.